AbiralArch/hardware-cvdp-examples
Updated • 19
Edit Datasets filters
Active filters: rtl
AbiralArch/hardware-verilogeval-v2
Viewer • Updated • 471 • 58
AbiralArch/hardware-shailja-vgen
Viewer • Updated • 87 • 9
AbiralArch/hardware-cvdp-complete
Updated • 207 • 1
xxrjun/rtllm-variants
Viewer • Updated • 50 • 14
architect-ubc-capstone/rtl-augmented
Updated • 359
architect-ubc-capstone/rtl-augmented-v2
Updated • 475
architect-ubc-capstone/rtl-augmented-v3
Updated • 1.65k
VN-26/rtl-llm-dataset
Updated • 104
Adel9st/Verilog-Turkish-Dataset
Updated • 46
billshockley/titanbench
Updated • 150
vyomaalabs/verixa-dataset
Viewer • Updated • 105k • 68
KSU-HW-SEC/SynthAgentic-Eval
Updated • 60
Rajasrl/VLSI-Dataset
Updated • 8
EvanOLeary/rtllm-shinka-evolve
Viewer • Updated • 1.84k • 34 • 1
hasankursun/soc-builder-rtl-v1
Viewer • Updated • 5k • 2.2k • 2
aashay96/scientific-posttrain-rtl-formal-eval
Preview • Updated • 33
nickh007/hw-verify
Viewer • Updated • 49 • 53
theepicflyer/openrtlset-permissive-verified
Viewer • Updated • 13.6k • 64
Jongbin-kr/VeriReason-RTL-Coder_7b_no_reasoning_tb
Viewer • Updated • 1.89k • 30
fenggev566/Reasoning-benchmark-sim-out
Preview • Updated • 40
ssdataanalysis/hebocrbench-v1
Viewer • Updated • 34.3k • 331
syamjithnk/arnum-tts
Viewer • Updated • 180 • 217
syamjithnk/arshape
Viewer • Updated • 60 • 70
syamjithnk/arpdf
Viewer • Updated • 60 • 163 • 1
beatsprom/semiconductor-rtl-verilog-chip-design-2026
Viewer • Updated • 1k • 161 • 1
syamjithnk/arabic-corpus-audit
Viewer • Updated • 341 • 112
DanielJeongsooLee/VeriReason-Luna-Medium-16K
Viewer • Updated • 16.1k • 47
JieJayZheng/HierRTL
Viewer • Updated • 1 • 55
nassimjp/financial-reasoning-in-pashto-plus
Viewer • Updated • 290 • 51